Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision
Previous revision
Last revisionBoth sides next revision
projekte:sonos-play5 [2018-09-17 00:51] – [Hardware] jnprojekte:sonos-play5 [2018-09-17 02:01] – old revision restored (2018-09-17 01:23) Mimoja
Line 26: Line 26:
       * je 128Mbit SDRAM https://pdf1.alldatasheet.com/datasheet-pdf/view/37065/SAMSUNG/K4S281632B/+25177UOYlSuOpdxvZvGvGEEx+/datasheet.pdf       * je 128Mbit SDRAM https://pdf1.alldatasheet.com/datasheet-pdf/view/37065/SAMSUNG/K4S281632B/+25177UOYlSuOpdxvZvGvGEEx+/datasheet.pdf
     * Oszillator 100MHz     * Oszillator 100MHz
-    * Konnektor J25004, UART? +    * Konnektor J25004, UART, 38400 baud 
-      * pin2: TX?+      * pin 2: TX
   * Mini-PCI-Slot für WLAN (J25000)   * Mini-PCI-Slot für WLAN (J25000)
   * Großes HF-Shield mit Flash (HW25001)   * Großes HF-Shield mit Flash (HW25001)
Line 60: Line 60:
     * NE5532x, SA5532x Dual Low-Noise Operational Amplifiers     * NE5532x, SA5532x Dual Low-Noise Operational Amplifiers
  
 +
 +Refer:
 +https://sites.google.com/site/sonosdebug/power-topology
 === Logic Connector === === Logic Connector ===
 | GND |  1 | 2  | ? |  | GND |  1 | 2  | ? | 
Line 86: Line 89:
 | GND | 47 | 48 | ?    | | GND | 47 | 48 | ?    |
 | GND | 49 | 50 | ?    | | GND | 49 | 50 | ?    |
 +
 +Other reference:
 +https://sites.google.com/site/sonosdebug/board-to-board-connector
  
 === Button board === === Button board ===
 +
 +==== Software ====
 +=== Bootup ===
 +
 +  * u-boot 1.1.1
 +  * uart-console
 +  * Pinout:
 +    * 3.3V
 +    * RX
 +    * TX
 +    * GND
 +  * Early Boot output: <code>
 +
 +U-Boot 1.1.1(1-16-4-zp5s-0.5), Build: zp5s-0.5
 +
 +MPC8272 Reset Status: External Soft, External Hard
 +
 +MPC8272 Clock Configuration
 + - Bus-to-Core Mult 3x, VCO Div 4, 60x Bus Freq  16-50 , Core Freq  50-150
 + - dfbrg 1, corecnf 0x10, busdf 3, cpmdf 1, plldf 0, pllmf 3
 + - vco_out  400000000, scc_clk  100000000, brg_clk   25000000
 + - cpu_clk  300000000, cpm_clk  200000000, bus_clk  100000000
 + - pci_clk   33333333
 +
 +CPU:   MPC8272 (HiP7 Rev 14, Mask unknown [immr=0x0d10,k=0x00e1]) at 300 MHz
 +Board: Sonos ZP5S
 +DRAM:  32 MB
 +IMMR: f0000000
 +DRAM tests running ... done
 +Using default environment
 +
 +In:    serial
 +Out:   serial
 +Err:   serial
 +Net:   FCC1 ETHERNET, FCC2 ETHERNET
 +Hit any key to stop autoboot: 
 +NAND ID is 20:75
 +32M NAND flash (ST NAND256W3A)
 +S0 provisionally good, KP=1, G25
 +S1 provisionally good, KP=4, G24
 +Boot from partition 1
 +## Starting application at 0x00400000 ..�����������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������..............................
 +
 +</code>
 +
 +=== JTAG ===
 +To be analysed
 +
 +REFER:
 +https://sites.google.com/site/sonosdebug/jtag-connection
 +
 +
Navigation



You are not allowed to add pages